## LH1548

## DESCRIPTION

The LH1548 is a 240 -output segment driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/ work stations. Through the use of UST (Ultra Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. When combined with the LH1530 common driver, it can create a low power consuming, highresolution LCD.

## FEATURES

- Number of LCD drive outputs : 240
- Supply voltage for LCD drive : +10.0 to +42.0 V
- Supply voltage for the logic system : +2.5 to +5.5 V
- Shift clock frequency
-25 MHz (Max.) : VDd $=+5.0 \pm 0.5 \mathrm{~V}$
- 15 MHz (Max.) : Vdd $=+3.0$ to +4.5 V
- 12 MHz (Max.) : Vdd = +2.5 to +3.0 V
- Low power consumption
- Low output impedance
- Adopts a data bus system
- 8-bit/12-bit parallel input modes are selectable with a mode (MD) pin.
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 240 bits of input data
- Package : 272-pin TCP (Tape Carrier Package)

240-output LCD Segment Driver IC

## PIN CONNECTIONS

272-PIN TCP TOP VIEW


## NOTE :

Doesn't prescribe TCP outline.

## PIN DESCRIPTION

| PIN NO. | SYMBOL | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 to 240 | Y 1 -Y $\mathrm{Y}_{240}$ | 0 | LCD drive output |
| 241, 272 | Vol, Vor | - | Power supply for LCD drive |
| 242, 271 | V2L, V2R | - | Power supply for LCD drive |
| 243, 270 | V3L, V3R | - | Power supply for LCD drive |
| 244, 269 | V5L, V5R | - | Power supply for LCD drive |
| 245 | VDD | - | Power supply for logic system (+2.5 to +5.5 V) |
| 264 | SHL | 1 | Input for selecting the reading direction of display data |
| 265 | MD | 1 | Mode selection input |
| 246, 262 | ElO2, ElO1 | I/O | Input/output for chip selection |
| 247 to 258 | Dlo-DI11 | I | Display data input |
| 259 | XCK | 1 | Clock input for taking display data |
| 260 | $\overline{\text { DISPOFF }}$ | 1 | Control input for output of non-select level |
| 261 | LP | I | Latch pulse input for display data |
| 263 | FR | 1 | AC-converting signal input for LCD drive waveform |
| 266, 267 | TEST1, TEST ${ }_{2}$ | 1 | Test mode selection input |
| 268 | Vss | - | Ground (0 V) |

## BLOCK DIAGRAM



## FUNCTIONAL OPERATIONS OF EACH BLOCK

| BLOCK | FUNCTION |
| :--- | :--- |
| Active Control | Controls the selection or non-selection of the chip. <br> Following an LP signal input, and after the chip selection signal is input, a selection <br> signal is generated internally until 240 bits of data have been read in. <br> Once data input has been completed, a selection signal for cascade connection is <br> output, and the chip is non-selected. |
|  <br> Data Control | Data is retained until 24 bits have been completely input, after which they are put on the <br> internal data bus 24 bits at a time. |
| Data Latch Control | Selects the state of the data latch which reads in the data bus signals. The shift direction <br> is controlled by the control logic. For every 48 bits of data read in, the selection signal <br> shifts one bit based on the state of the control circuit. |
| Data Latch | Latches the data on the data bus. The latch state of each LCD drive output pin is <br> controlled by the control logic and the data latch control; 240 bits of data are read in 10 <br> sets of 24 bits. |
| Line Latch | All 240 bits which have been read into the data latch are simultaneously latched at the <br> falling edge of the LP signal, and are output to the level shifter block. |
| Level Shifter | The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to <br> the driver block. |
| 4-Level Driver | Drives the LCD drive output pins from the latch data, and selects one of 4 levels (Vo, V2, <br> V3 or V5) based on the FR and DISPOFF signals. |
| Control Logic | Controls the operation of each block. When an LP signal has been input, all blocks are <br> reset and the control logic waits for the selection signal output from the active control <br> block. Once the selection signal has been output, operation of the data latch and data <br> transmission is controlled, 240 bits of data are read in, and the chip is non-selected. |
| Test Circuit | The circuit for testing. During normal operation, it isn't activated. |

## INPUT/OUTPUT CIRCUITS



Fig. 1 Input Circuit


Fig. 2 Input/Output Circuit


Fig. 3 LCD Drive Output Circuit

## FUNCTIONAL DESCRIPTION

## Pin Functions

| SYMBOL | FUNCTION |
| :---: | :---: |
| VdD | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| Vss | Ground pin, connected to 0 V . |
| Vol, Vor <br> V2L, V2R <br> V3L, V3R <br> V5L, V5R | Bias power supply pins for LCD drive voltage <br> - Normally use the bias voltages set by a resistor divider. <br> - Ensure that voltages are set such that $\mathrm{Vss} \leq \mathrm{V}_{5}<\mathrm{V}_{3}<\mathrm{V}_{2}<\mathrm{V}_{0}$. <br> - Vil and $\operatorname{Vir}(i=0,2,3,5)$ aren't connected with inside IC. Therefore, it is necessary that these pins connect with an external power supply. |
| Dl11-Dlo | Input pins for display data <br> - In 8-bit parallel input mode, input data into the 8 pins, DI7-Dlo. Connect Dl11-Dl8 to Vss or VdD. <br> - In 12-bit parallel input mode, input data into the 12 pins, Dl11-Dlo. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| XCK | Clock input pin for taking display data <br> - Data is read at the falling edge of the clock pulse. |
| LP | Latch pulse input pin for display data <br> - Data is latched at the falling edge of the clock pulse. |
| SHL | Input pin for selecting the reading direction of display data <br> - When set to Vss level "L", data is read sequentially from Y240 to $\mathrm{Y}_{1}$. <br> - When set to Vdd level "H", data is read sequentially from $\mathrm{Y}_{1}$ to $\mathrm{Y}_{240}$. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| $\overline{\text { DISPOFF }}$ | Control input pin for output of non-select level <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to Vss level "L", the LCD drive output pins ( $\mathrm{Y}_{1}-\mathrm{Y}_{240}$ ) are set to level $\mathrm{V}_{5}$. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| FR | AC signal input pin for LCD driving waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| MD | Mode selection pin <br> - When set to Vss level "L", 8-bit parallel input mode is set. <br> - When set to Vdd level "H", 12-bit parallel input mode is set. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |


| SYMBOL | FUNCTION |
| :---: | :---: |
| $\begin{aligned} & \mathrm{ElO}_{1} \\ & \mathrm{EIO}_{2} \end{aligned}$ | Input/output pins for chip selection <br> - When SHL input is at Vss level "L", EIO1 is set for output, and EIO2 is set for input. <br> - When SHL input is at VDD level "H", EIO1 is set for input, and EIO2 is set for output. <br> - During output, set to " H " while LP $\cdot \overline{\mathrm{XCK}}$ is " H ", and after 240 bits of data have been read, set to "L" for one cycle (from rising edge to rising edge of XCK), after which it returns to "H". <br> - During input, the chip is selected while $\overline{\mathrm{El}} \cdot \overline{\mathrm{XCK}}$ is " H " after the LP signal is input. The chip is non-selected after 240 bits of data have been read. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| TEST1 TEST2 | Test mode selection pins <br> - During normal operation, fix to Vss level "L". |
| Y1-Y240 | LCD drive output pins <br> - Corresponding directly to each bit of the data latch, one level $\left(\mathrm{V}_{0}, \mathrm{~V}_{2}, \mathrm{~V}_{3}\right.$, or $\mathrm{V}_{5}$ ) is selected and output. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |

## Functional Operations

TRUTH TABLE

| FR | LATCH DATA | $\overline{\text { DISPOFF }}$ | LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y $\left.\mathbf{Y}^{240}\right)$ |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{3}$ |
| L | H | H | $\mathrm{V}_{5}$ |
| H | L | H | $\mathrm{V}_{2}$ |
| H | H | H | $\mathrm{V}_{0}$ |
| X | X | L | $\mathrm{V}_{5}$ |

## NOTES :

- Vss $\leq \mathrm{V}_{5}<\mathrm{V}_{3}<\mathrm{V}_{2}<\mathrm{V} 0$, L: Vss (0 V), H:VDD (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.
Supply regular voltage which is assigned by specification for each power pin.

## RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

(a) 8-bit Parallel Input Mode

| MD | SHL | EIO1 | EIO2 | DATA INPUT | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 30 CLOCK | 29 CLOCK | 28 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | L | Output | Input | DIo | Y1 | Y9 | Y 17 | ... | Y217 | Y 225 | Y233 |
|  |  |  |  | DI1 | Y2 | Y10 | Y18 | $\ldots$ | Y218 | Y 226 | Y234 |
|  |  |  |  | DI2 | Y3 | Y 11 | Y 19 | ... | Y219 | Y227 | Y235 |
|  |  |  |  | DI3 | Y4 | $\mathrm{Y}_{12}$ | Y20 | ... | Y 220 | Y 228 | Y236 |
|  |  |  |  | DI4 | Y5 | Y 13 | Y21 | ... | Y221 | Y229 | Y237 |
|  |  |  |  | DI5 | Y6 | Y 14 | Y22 | ... | Y 222 | Y230 | Y238 |
|  |  |  |  | DI6 | Y7 | Y 15 | Y23 | ... | Y223 | Y231 | Y239 |
|  |  |  |  | DI7 | Y8 | Y16 | Y24 | ... | Y224 | Y232 | Y240 |
| L | H | Input | Output | Dlo | Y240 | Y232 | Y224 | ... | Y24 | Y 16 | Y8 |
|  |  |  |  | DI1 | Y239 | Y231 | Y223 | ... | Y23 | Y 15 | Y7 |
|  |  |  |  | Dl2 | Y238 | Y230 | Y222 | ... | Y22 | Y14 | Y6 |
|  |  |  |  | DI3 | Y237 | Y229 | $\mathrm{Y}_{221}$ | $\ldots$ | Y21 | $\mathrm{Y}_{13}$ | Y5 |
|  |  |  |  | DI4 | Y236 | $\mathrm{Y}_{228}$ | $\mathrm{Y}_{220}$ | $\ldots$ | $\mathrm{Y}_{20}$ | $\mathrm{Y}_{12}$ | Y4 |
|  |  |  |  | DI5 | Y235 | Y227 | Y219 | . | Y19 | $\mathrm{Y}_{11}$ | Y3 |
|  |  |  |  | DI6 | Y234 | Y226 | Y218 | ... | Y18 | Y10 | Y2 |
|  |  |  |  | DI7 | Y233 | Y225 | Y217 | $\ldots$ | Y17 | Y9 | Y1 |

(b) 12-bit Parallel Input Mode

| MD | SHL | EIO1 | ElO2 | DATA INPUT | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 20 CLOCK | 19 CLOCK | 18 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| H | L | Output | Input | DIo | Y1 | Y 13 | Y25 | ... | Y205 | Y217 | Y 229 |
|  |  |  |  | DI1 | Y2 | Y 14 | Y26 | ... | Y206 | Y218 | Y230 |
|  |  |  |  | Dl2 | Y3 | Y 15 | Y27 | ... | Y207 | Y219 | Y231 |
|  |  |  |  | DI3 | Y4 | Y 16 | Y28 | $\cdots$ | Y208 | Y220 | Y232 |
|  |  |  |  | DI4 | Y5 | Y 17 | Y29 | ... | Y209 | Y221 | Y233 |
|  |  |  |  | Dl5 | Y6 | Y18 | Y 30 | ... | Y210 | Y222 | Y234 |
|  |  |  |  | DI6 | $\mathrm{Y}_{7}$ | Y19 | Y 31 | ... | Y211 | Y223 | Y235 |
|  |  |  |  | DI7 | Y8 | Y20 | Y 32 | ... | Y212 | Y224 | Y236 |
|  |  |  |  | DI8 | Y9 | $\mathrm{Y}_{21}$ | Y 3 | $\cdots$ | Y213 | Y225 | Y237 |
|  |  |  |  | DI9 | $\mathrm{Y}_{10}$ | $\mathrm{Y}_{22}$ | Y 34 | $\cdots$ | Y214 | Y226 | Y238 |
|  |  |  |  | Dl10 | $\mathrm{Y}_{11}$ | Y23 | Y 35 | ... | Y215 | Y227 | Y239 |
|  |  |  |  | Dl11 | $\mathrm{Y}_{12}$ | Y24 | Y36 | ... | Y216 | Y228 | Y240 |
| H | H | Input | Output | DIo | Y 240 | Y 228 | Y216 | ... | Y 36 | Y 24 | $\mathrm{Y}_{12}$ |
|  |  |  |  | DI1 | Y239 | Y 227 | Y215 | $\cdots$ | Y 35 | $\mathrm{Y}_{23}$ | $\mathrm{Y}_{11}$ |
|  |  |  |  | Dl2 | Y238 | Y226 | Y214 | $\ldots$ | $\mathrm{Y}_{34}$ | $\mathrm{Y}_{22}$ | Y 10 |
|  |  |  |  | Dl3 | Y237 | Y225 | Y213 | ... | $Y_{33}$ | Y21 | Y9 |
|  |  |  |  | DI4 | Y236 | Y224 | Y212 | ... | $Y_{32}$ | Y20 | Y8 |
|  |  |  |  | DI5 | Y235 | Y223 | $\mathrm{Y}_{211}$ | $\ldots$ | Y 31 | Y19 | Y7 |
|  |  |  |  | DI6 | Y234 | Y222 | Y210 | $\cdots$ | Y 30 | Y18 | Y6 |
|  |  |  |  | DI7 | Y233 | Y 221 | Y209 | $\cdots$ | Y29 | Y 17 | Y5 |
|  |  |  |  | Dl8 | Y232 | Y220 | Y208 | $\ldots$ | Y28 | Y16 | Y4 |
|  |  |  |  | Dl9 | Y231 | Y219 | Y207 | $\cdots$ | Y27 | $\mathrm{Y}_{15}$ | Y 3 |
|  |  |  |  | Dl10 | Y230 | Y218 | Y206 | $\cdots$ | Y 26 | $\mathrm{Y}_{14}$ | Y2 |
|  |  |  |  | D111 | Y229 | Y217 | Y205 | ... | Y25 | Y 13 | $\mathrm{Y}_{1}$ |

CONNECTION EXAMPLES OF PLURAL SEGMENT DRIVERS
(a) When SHL = "L"

(b) When $\mathrm{SHL}=$ " H "


TIMING CHART OF 4-DEVICE CASCADE CONNECTION


## PRECAUTIONS

Precautions when connecting or disconnecting the power supply
This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to $100 \Omega$ ) or fuse to the LCD drive power Vo of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on $\overline{\text { DISPOFF }}$ function. After that, cancel the DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level $\mathrm{V}_{5}$ on DISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.
When connecting the power supply, follow the recommended sequence shown here.


## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | APPLICABLE PINS | RATING | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vdd | Vdd | -0.3 to +7.0 | V | 1, 2 |
| Supply voltage (2) | Vo | Vol, Vor | -0.3 to +45.0 | V |  |
|  | V2 | V2L, V2R | -0.3 to V $0+0.3$ | V |  |
|  | V3 | V3L, V3R | -0.3 to $V_{0}+0.3$ | V |  |
|  | V5 | V5L, V5R | -0.3 to $\mathrm{V}_{0}+0.3$ | V |  |
| Input voltage | VI | Dl11-Dlo, XCK, LP, SHL, FR, MD, EIO1, EIO2, DISPOFF, TEST1, TEST2 | -0.3 to VDD +0.3 | V |  |
| Storage temperature | Tsta |  | -45 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES :

1. $\mathrm{T} A=+25^{\circ} \mathrm{C}$
2. The maximum applicable voltage on any pin with respect to Vss ( 0 V ).

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | VDD | VDD | +2.5 |  | +5.5 | V | 1,2 |
| Supply voltage (2) | Vo | VoL, VoR | +10.0 |  | +42.0 | V |  |
| Operating temperature | ToPR |  | -20 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES :

1. The applicable voltage on any pin with respect to $\mathrm{Vss}(0 \mathrm{~V})$.
2. Ensure that voltages are set such that $\mathrm{Vss}^{\leq} \mathrm{V}_{5}<\mathrm{V}_{3}<\mathrm{V}_{2}<\mathrm{V}_{0}$.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

| PARAMETER | SYMBOL | CONDITIONS | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "Low" voltage | VIL |  | Dl11-Dlo, XCK, LP, SHL, FR, MD, EIO1, EIO2, DISPOFF |  |  | 0.3VDD | V |  |
| Input "High" voltage | VIH |  |  | 0.7Vdd |  |  | V |  |
| Output "Low" voltage | Vol | $\mathrm{IOL}=+0.4 \mathrm{~mA}$ | $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$ |  |  | +0.4 | V |  |
| Output "High" voltage | VOH | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ |  | VDD - 0.4 |  |  | V |  |
| Input leakage current | ILI | $\mathrm{VSS} \leq \mathrm{VI} \leq \mathrm{VDD}$ | All input pins |  |  | $\pm 10.0$ | $\mu \mathrm{A}$ |  |
| I/O leakage current | ILI/O | $\mathrm{VSS} \leq \mathrm{VI} \leq \mathrm{VDD}$ | $\mathrm{ElO} 1, \mathrm{ElO} 2$ |  |  | $\pm 10.0$ | $\mu \mathrm{A}$ |  |
| Output resistance | Ron | $\mathrm{V} 0=40 \mathrm{~V}$ | $\mathrm{Y}_{1}-\mathrm{Y}_{240}$ |  | 1.0 | 1.5 | $k \Omega$ |  |
|  |  | $\left\|\triangle V_{0 N}\right\| V_{0}=30 \mathrm{~V}$ |  |  | 1.5 | 2.0 |  |  |
|  |  | $=0.5 \mathrm{~V}$ Vo $=20 \mathrm{~V}$ |  |  | 2.0 | 2.5 |  |  |
| Standby current | IstB |  | Vss |  |  | 75.0 | $\mu \mathrm{A}$ | 1 |
| Supply current (1) (Non-selection) | IDD1 |  | VDD |  |  | 2.4 | mA | 2 |
| Supply current (2) (Selection) | IDD2 |  | VDD |  |  | 14.4 | mA | 3 |
| Supply current (3) | 10 |  | Vol, Vor |  |  | 2.0 | mA | 4 |

## NOTES :

1. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+40.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{VDD}, \mathrm{V} \mathrm{IL}=\mathrm{V} S \mathrm{~s}$.
2. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+40.0 \mathrm{~V}, \mathrm{fxCK}=25 \mathrm{MHz}$, no-load, $\mathrm{El}=\mathrm{VDD}$.
The input data is turned over by data taking clock (8-bit parallel input mode).
3. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+40.0 \mathrm{~V}, \mathrm{fxCK}=25 \mathrm{MHz}$, no-load,

El $=$ Vss.
The input data is turned over by data taking clock (8-bit parallel input mode).
4. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+40.0 \mathrm{~V}, \mathrm{fxCK}=25 \mathrm{MHz}$, fLP $=38.4 \mathrm{kHz}$, fFR $=80 \mathrm{~Hz}$, no-load.
The input data is turned over by data taking clock (8-bit parallel input mode).

## AC Characteristics

(Mode 1) $\quad\left(\mathrm{Vss}=\mathrm{V}_{5}=0 \mathrm{~V}, \mathrm{VdD}=+5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V} 0=+10.0\right.$ to +42.0 V , TopR $=-20$ to $+85{ }^{\circ} \mathrm{C}$,
the figure in parenthesis applies when Topr1 $=-20$ to $+60{ }^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twCK | tR, tF $\leq 7(5) \mathrm{ns}$ | $40(36)$ |  |  | ns | 1 |
| Shift clock "H" pulse width | twCKH |  | 12 |  |  | ns |  |
| Shift clock "L" pulse width | twCKL |  | 14 |  |  | ns |  |
| Data setup time | tDS |  | 5 |  |  | ns |  |
| Data hold time | tDH |  | 15 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 15 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tLD |  | 5 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tSL |  | 25 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tLS |  | 25 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tLH |  | 25 |  |  | ns |  |
| Enable setup time | ts |  | $5(4)$ |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| Output delay time (1) | tD | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | $28(27)$ | ns |  |
| Output delay time (2) | tPD1 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~s}$ |  |
| Output delay time (3) | tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~s}$ |  |

## NOTES :

1. Takes the cascade connection into consideration.
2. (twCk - twCKH - twCKL)/2 is maximum in the case of high speed operation.
(Mode 2)
(Vss $=\mathrm{V}_{5}=0 \mathrm{~V}$, $\mathrm{VDD}=+3.0$ to $+4.5 \mathrm{~V}, \mathrm{~V} 0=+10.0$ to +42.0 V , $\mathrm{TopR}=-20$ to $+85^{\circ} \mathrm{C}$, the figure in parenthesis applies when ToPR1 $=-20$ to $+60^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twCK | tR, $\mathrm{tF} \leq 10 \mathrm{~ns}$ | $66(60)$ |  |  | ns | 1 |
| Shift clock "H" pulse width | twCKH |  | $23(20)$ |  |  | ns |  |
| Shift clock "L" pulse width | twCKL |  | $23(20)$ |  |  | ns |  |
| Data setup time | tDS |  | 10 |  |  | ns |  |
| Data hold time | tDH |  | $25(20)$ |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tLD |  | 10 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tSL |  | 30 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tLs |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tLH |  | 30 |  |  | ns |  |
| Enable setup time | ts |  |  |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 2 |  |  |
| Output delay time (1) | tD | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | $44(40)$ | ns |  |
| Output delay time (2) | tPD1 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~m}$ |  |
| Output delay time (3) | tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~m}$ |  |

## NOTES :

1. Takes the cascade connection into consideration.
2. (twck - twCKH - twCKL)/2 is maximum in the case of high speed operation.
(Mode 3) $\quad\left(\mathrm{VsS}=\mathrm{V}_{5}=0 \mathrm{~V}, \mathrm{VDD}=+2.5\right.$ to $+3.0 \mathrm{~V}, \mathrm{~V} 0=+10.0$ to +42.0 V , ToPR $=-20$ to $\left.+85{ }^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twCK | tR, tF $\leq 10 \mathrm{~ns}$ | 82 |  |  | ns | 1 |
| Shift clock "H" pulse width | twCKH |  | 28 |  |  | ns |  |
| Shift clock "L" pulse width | twCKL |  | 28 |  |  | ns |  |
| Data setup time | tDS |  | 10 |  |  | ns |  |
| Data hold time | tDH |  | 30 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tLD |  | 10 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tSL |  | 30 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tLS |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tLH |  | 30 |  |  | ns |  |
| Enable setup time | ts |  | 15 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| Output delay time (1) | tD | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 57 | ns |  |
| Output delay time (2) | tPD1 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~s}$ |  |
| Output delay time (3) | tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~s}$ |  |

## NOTES :

1. Takes the cascade connection into consideration.
2. (twCK - twCKH - twCKL)/2 is maximum in the case of high speed operation.

## Timing Chart



Fig. 4 Timing Characteristics (1)


* $\mathrm{n}=30$ in 8-bit parallel input mode.
$\mathrm{n}=20$ in 12-bit parallel input mode.
Fig. 5 Timing Characteristics (2)


Fig. 6 Timing Characteristics (3)

## SYSTEM CONFIGURATION EXAMPLE



PACKAGE


