To: REFER SPECIF	SPEC No.       E L 0 6 7 0 5 0         I S S U E:       Oct.         4.       1995
Product Type <u>120 Output</u>	LCD Common Driver
Model No. LH	1530F
	<u>19 pages including the cover and appendix.</u> ease contact us before issuing purchasing order.
<u>BY:</u>	PRESENTED BY: M. Shiuta BORDAN M. SHIOTA
	Dept. General Nanager 7.16'96.
	H. Mishicka S. Syouten
	ENGINEERING DEPARTMENT I LOGIC IC ENGINEERING CENTER TENRI INTEGRATED CIRCUITS (IC) GROUP SHARP CORPORATION
·····	

•

•

SHARP							
	1						

Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
•When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
<ul> <li>(1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).</li> <li>Office electronics</li> </ul>
<ul> <li>Instrumentation and measuring equipment</li> <li>Machine tools</li> <li>Audiovisual equipment</li> </ul>
<ul> <li>Home appliances</li> <li>Communication equipment other than for trunk lines</li> </ul>
(2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
<ul> <li>Control and safety devices for airplanes, trains, automobiles, and other transportation equipment</li> <li>Mainframe computers</li> <li>Traffic control systems</li> </ul>
•Gas leak detectors and automatic cutoff devices •Rescue and security equipment
•Other safety devices and safety equipment, etc.
(3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
<ul> <li>Aerospace equipment</li> <li>Communications equipment for trunk lines</li> </ul>
•Control equipment for the nuclear power industry •Medical equipment related to life support, etc.
<ul><li>(4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.</li></ul>
Please direct all queries regarding the products covered herein to a sales representative of the company.

# SHARP

. .

#### Contents

1	. Summary	Page 2	
2	. Features	2	
3	. Block Diagram ••••••••••••••••••••••••••••••••••••	3	
4	. Functional Operations of Each Block ·····	3	
5	. Pin Configuration ••••••	4	
6	. Pin Descriptions	4	
7	. Description of Functional Operations ••••••••••••••••••••••••••••••••••••	7	
8	. Precaution	11	
9	. Absolute Maximum Ratings	12	
10	. Recommended Operating Conditions	12	
11	. Electrical Characteristics ••••••••••••••••••••••••••••••••••••	12	
12	. Example of System Configuration ••••••••••••••••••••••••••••••••••••	14	
13	. Example of Typical Characteristic ••••••••••••••••••••••••••••••••••••	15	
14	. Package and Packing Specification	16	

LH1530F

1. Summary

The LH1530F is a 120 output common driver LSI suitable for driving large scale dot matrix LC panels using as personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. When combined with the LH1540 Segment Driver, a low power consuming, high-precision LC panel display can be assembled. Data input/output pins are bidirectional, four data shift directions are pin-selectable.


2. Features

•	Supply voltage for LC drive	:	: +15.0 to +42.0 V
•	Number of LC drive outputs	:	: 120
•	Low output impedance		
•	Shift clock frequency	:	: 4.0 MHz (Max.) $(V_{DD} = +5 V \pm 10\%)$
		:	: 3.0 MHz (Max.) ( $V_{DD} = +2.5$ to $+4.5$ V)
•	Low power consumption		
	Supply voltage for the logic system	:	: +2.5 to +5.5 V
•	Built-in 120-bits bidirectional shift	t	t register (divisible into 60-bits x2)
•	Available in a single mode (120-bits	5 5	shift register) or in a dual mode
	(60-bits shift register x2)		
	$  0  0_1  \rightarrow  0_{120} \qquad \qquad \text{Single} $	e n	mode
		loc	ode
	$(i)  O_{1 \ 2 \ 0} \rightarrow O_{6 \ 1},  O_{6 \ 0} \rightarrow O_{1} \qquad "$		
	The above 4 shift directions are pir	i – S	-selectable
•	Shift register circuit reset function	n	n when DISPOFF active
•	Supports high capacity LC panel disp	bla	lay when combined with the LH1540

- Segment Driver
- CMOS silicon gate process(P-type Silicon Substrate)
- Package : 138 pin TCP (Tape Carrier Package)
- Not designed or rated as radiation hardened



### 3. Block Diagram




### 4. Functional Operation of Each Block

Block	Function
Shift Register	Shifts data from the data input pin on the falling edge of the
	CK signal, based on the data shift direction and mode setting
	received from the control logic block.
Level Shifter	The logic voltage signal is level-shifted to the LC drive voltage
	level, and outputs to the driver block.
4-Level Driver	Drives the LC driver output pins from the shift register data,
	selecting one of 4 levels ( $V_0$ , $V_1$ , $V_4$ , $V_5$ ) based on the FR and
	DISPOFF signals.
Control Logic	Controls the shift register's direction of data shift and mode
	setting in response to a SHL and MODE signal input.

LH1530F

. .




### 6. Pin Descriptions

#### 6-1. Pin Designations


Pin No.	Symbol	I/0	Designation		
1 to 120	$0_1 - 0_{120}$	0	LC drive output		
121, 138	V <sub>OL</sub> ,V <sub>OR</sub>	-	Power supply for LC drive		
122. 137	$V_{1L}, V_{1R}$	-	Power supply for LC drive		
123, 136	V <sub>4L</sub> ,V <sub>4R</sub>	-	Power supply for LC drive		
124, 135	V <sub>51</sub> ,V <sub>5R</sub>	_	Power supply for LC drive		
125	V <sub>ss</sub>	<u> </u>	Ground (O V)		
126. 133	DIO <sub>2</sub> ,DIO <sub>1</sub>	I/0	Data input/output for shift register		
127	FR	I	AC-converting signal input for LC drive waveform		
128	DISPOFF	I	Control input for deselect output level		
129	SHL	I	Shift direction selection for shift register		
130	MODE	I	Mode selection input		
131	131 DMIN		Dual mode data input		
132	CK	I	Shift clock input for shift register		
134	V <sub>DD</sub>	-	Power supply for logic system $(+2.5 \text{ to } +5.5 \text{ V})$		

LH1530F



LH1530F





•

### 7. Description of Functional Operations

•

7-1	Pin	F	unc	t	ic	ns	
_		_					

SHARP

Symbol	Function
V <sub>DD</sub>	Logic system power supply pin connects to +2.5 to +5.5 V
V <sub>ss</sub>	Ground pin connects to 0 V
V <sub>0R</sub> ,V <sub>0L</sub>	Power supply pin for LC driver voltage bias.
$V_{1R}, V_{1L}$	•Normally, the bias voltage used is set by a resistor divider.
V <sub>4R</sub> ,V <sub>4L</sub>	•Ensure that voltages are set such that $V_{ss} \leq V_5 < V_4 < V_1 < V_0$
$V_{5R}, V_{5L}$	•To further reduce the difference between the output waveforms of LC
<b>0 0 1</b>	driver output pins $O_1$ and $O_{120}$ , externally connect $V_{iR}$ and $V_{iL}$
	(i=0, 1, 4, 5).
DIO1	Bidirectional shift register shift data input/output pin
	•Input pin for right shift, output pin for left shift.
	When DIO, is used as input pin for right shift, it will be pull-down.
	When DIO, is used as output pin for left shift, it won't be
	pull-down.
DIO <sub>2</sub>	Bidirectional shift register shift data input/output pin
	•Input pin for left shift, output pin for right shift.
	When DIO <sub>2</sub> is used as input pin for left shift, it will be pull-down.
	When $DIO_2$ is used as output pin for right shift, it won't be
	pull-down.
СК	Bidirectional shift register shift clock pulse input pin
	•Data is shifted on the falling edge of the clock pulse.
SHL	Bidirectional shift register shift direction selection pin
	·Data is shifted right when set to $V_{ss}$ level "L". and data is
	shifted left when set to $V_{DD}$ level "H".
DISPOFF	Control input pin for output deselect level
	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	•When set to $V_{ss}$ level "L", the LC drive output pins $(O_1 - O_{120})$ are
	set to level V <sub>5</sub> .
	•While set to "L", the contents of the shift register are reset not
	reading data. When the DISPOFF function is canceled, the driver
	outputs deselect level ( $V_1$ or $V_4$ ), and the shift data is reading on
	the falling edge of the CK. That time, if DISPOFF removal time can
	not keep regulation what is shown AC characteristics (Page 4), the
	shift data is not reading correctly.
FR	AC signal input for driving waveform
	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	•Inputs a normal frame inversion signal.
	•The LC driver output pin's output voltage level can be set using
	the shift register output signal and the FR signal.
L	•Truth table is shown in 7-2-1.

7

.

Symbol	Function
MODE	Mode select pin
	•When set $V_{ss}$ level "L". Single Mode operation is selected, when set
	to $V_{DD}$ level "H", Dual Mode operation is selected.
DMIN	Dual Mode data input pin
	•According to the data shift direction of the data shift register,
	data can be input starting from the 61st bit.
	When the chip is used as Dual Mode, DMIN will be pull-down.
	When the chip is used as Single Mode, DMIN won't be pull-down.
$0_1 - 0_{120}$	LC driver output pins
	•Corresponding directly to each bit of the shift register, one level
	$(V_0, V_1, V_4, \text{ or } V_5)$ is selected and output.

7-2. Functional Operations

7-2-1. Truth Table

FR	Latch Data		Driver Output Voltage Level $(0_1 - 0_{120})$
L	L	Н	V <sub>4</sub>
L	Н	Н	V <sub>o</sub>
Н	L	Н	V 1
Н	H	Н	V <sub>5</sub>
X	X	L	V <sub>5</sub>


Here, V<sub>ss</sub>≤V<sub>5</sub> <V<sub>4</sub> <V<sub>1</sub> <V<sub>0</sub>, L:V<sub>ss</sub>(0 V), H:V<sub>DD</sub>(+2.5 V to +5.5 V), x : Don't care [Note]"Don't care" should be fixed to "H" or "L", avoiding floating. There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver, Please supply regular voltage which assigned by specification for each power pin.

7-2-2. Relationship between the Data I/O Pins and Data Transfer Direction


MODE	SHL	DIO1	DIO2	DMIN	Data Transfer Direction
L	L(shift to right)	Input	Output	X	$O_1 \rightarrow O_{120}$
(Single)	H(shift to left)	Output	Input	X	$0_{120} \rightarrow 0_{1}$
	L(shift to right)	Input	Output	Input	$0_1 \rightarrow 0_{60}$
Н	· ·				$\begin{array}{cccccccccccccccccccccccccccccccccccc$
(Dual)	H(shift to left)	Output	Input	Input	$O_{120} \rightarrow O_{61}$
					$0_{60} \rightarrow 0_1$

Here,  $L:V_{ss}(0 \ V)$ ,  $H:V_{DD}(+2.5 \ V$  to  $+5.5 \ V)$ , x: Don't care [Note]"Don't care" should be fixed to "H" or "L", avoiding floating.

LH1530F







. . .


### 8. Precaution

OPrecaution when connecting or disconnecting the power This LSI has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LC drive power supply while the logic system power supply is floating. The detail is as follows.

- When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- We recommend you connecting the serial resistor (50 to 1000) to the LC drive power V<sub>0</sub> of the system as a current limitter resistor. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LC drive power supply after resetting logic condition of this LSI inside on  $\overline{\text{DISPOFF}}$  function. After that, cancel the  $\overline{\text{DISPOFF}}$  function after the LC drive power supply has become stable. Furthermore, when disconnecting the power, set the LC drive output pins to level V<sub>5</sub> on  $\overline{\text{DISPOFF}}$  function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.



### 9. Absolute Maximum Ratings

Parameter Sym		Conditions	Applicable pins	Ratings	Unit	
Supply voltage (1)	V <sub>DD</sub>	Ta=25 ℃	V <sub>DD</sub>	-0.3 to +7.0	V	
Supply voltage (2)	V <sub>0</sub>	Referenced	V <sub>OL</sub> ,V <sub>OR</sub>	-0.3 to +45.0	V	
	V <sub>1</sub>	to $V_{ss}(0 V)$	V <sub>1L</sub> ,V <sub>1R</sub>	-0.3 to V <sub>0</sub> +0.3	V	
	V <sub>4</sub>		V <sub>4L</sub> ,V <sub>4R</sub>	-0.3 to V <sub>0</sub> +0.3	V	
	V <sub>5</sub>		V <sub>5L</sub> ,V <sub>5R</sub>	$-0.3$ to $V_0 + 0.3$	V	
Input voltage	V <sub>1</sub>		DIO <sub>1</sub> ,DIO <sub>2</sub> ,DMIN,SHL MODE,CK,FR,DISPOFF	$-0.3$ to $V_{DD}+0.3$	V	
Storage temperature	Tstg			-45 to +125	r	

10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Supply voltage(1)	V <sub>DD</sub>	Note	V <sub>DD</sub>	+2.5		+5.5	V
Supply voltage(2)	-	Referenced to V <sub>ss</sub> (0 V)	V <sub>ol</sub> ,V <sub>or</sub>	+15.0		+42.0	V
Operating temperature	Topr			-20		+85	r

[Note]

Ensure that voltages are set such that  $V_{ss} \leq V_5 < V_4 < V_1 < V_0$ .

### 11. Electrical Characteristics

11-1. DC Characteristics

$(V_{s s} = V_5 =$	:0 V, V	$V_{DD} = +2.5 \text{ to } +5$	$.5 V, V_0 = +15.0 to +42$	2.0 V, T	a=-20	to +8	5 ፒ)
Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Input voltage	V <sub>IH</sub>		DIO1, DIO2, CK, DMIN	0.8V <sub>DD</sub>			V
1	VIL		SHL, FR, DISPOFF, MODE			$0.2V_{DD}$	V
Output voltage	V <sub>он</sub>	I <sub>он</sub> =-0.4 mA	DIO <sub>1</sub> ,DIO <sub>2</sub>	$V_{DD} - 0.4$			V
	Vol	$I_{0L} = +0.4 \text{ mA}$				+0.4	V
Input leakage current	ILIH	$V_1 = V_{D D}$	CK, SHL, FR, DISPOFF			+10.0	μA
			MODE			1	
	ILIL	$V_1 = V_{SS}$	CK, SHL, FR, DIO1, DIO2			-10.0	μA
			DISPOFF, DMIN, MODE				
Input pull-down	IPD	$V_{I} = V_{D D}$	DIO1, DIO2, DMIN			+100.0	μA
current							
Output resistance	Ron	$ \Delta V_{0N}  = V_0 = 40$	01-0120		0.7	1.0	kΩ
		$=0.5 V V_0 = 30 V$	1		1.0	1.5	
		$V_0 = 20$ V	1		1.5	2.0	
Stand-by current	Istb	*1	V <sub>SS</sub>			50.0	μA
Consumed current (1)	IDD	*2	V <sub>DD</sub>			60.0	μA
Consumed current (2)	I <sub>0</sub>	*2	V <sub>0</sub>			120.0	μA


[Note]


\*1:  $V_{DD} = +5.0 V$ ,  $V_0 = +42.0 V$ ,  $V_1 = V_{SS}$ 

\*2:  $V_{DD}$ =+5.0 V,  $V_0$ =+42.0 V,  $f_{CK}$ =41.6 kHz,  $f_{FR}$ =80 Hz case of 1/480 duty operation. No-load

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Shift clock period	t <sub>ск</sub>	$V_{p p} = +5 V \pm 10\%$	250			ns
		$V_{DD} = +2.5$ to $+4.5$ V	330			ns
Shift clock "H" pulse	twcкн	$V_{DD} = +5 V \pm 10\%$	15			ns
width		$V_{DD} = +2.5$ to $+4.5$ V	30			ns
Data setup time	tsu		30			ns
Data hold time	tн		50			ns
Input signal rise time	t <sub>r</sub>				50	ns
Input signal fall time	tf				50	ns
DISPOFF removal time	tsp		100			ns
DISPOFF "L" pulse width	twol		1.2			μs
Output delay time (1)	t <sub>D</sub>	$C_L = 15 \text{ pF}$			170	ns
		$V_{DD} = +5 V \pm 10\%$				
		$C_L = 15 \text{ pF}$			250	ns
		$V_{DD} = +2.5$ to $+4.5$ V				
Output delay time (2)	tpd1,tpd2	$C_L = 15 \text{ pF}$			1.2	μs
Output delay time (3)	tpd3	$C_L = 15 \text{ pF}$			1.2	μs

### 11-3. Timing Diagram





.

### LH1530F

## 13. Example of Typical Characteristic

. ...

ample of typical characteris		5 ℃, V <sub>ss</sub> =	$0 V, V_{DD} =$	+5.0 V
Parameter	Min.	Typ.	Max.	Unit
Typical Fundamental Rating		10		ns
Propagation Delay Time				

•

	LH153	BOF			16		
14.PACKAGE AND PACKING SPECIFICATION							
1.Package Outline Specification							
Refer to drawing No.SPN3291-00							
2.Markings					_		
The meanings of the o	levice code prin	ited on e	each ta	pe carrie	er package are		
as follows.							
<pre>(1) Date code (example)</pre>	$\frac{4}{2}$ $\frac{41}{1}$ $\frac{0}{2}$						
		Anna Dam	ini (n	foreduct	tion)		
-	last figure of week (of produc		() 111	r product	.1011)		
-	number of times		ration				
3.Packing Specifications	number of cinct	, or area					
(1) Packing Materials							
Item	Material			Pur	pose		
Reel	Anti-static tre	ated	Packin	g of tape	-		
	plastic (405mm		packag	-	4 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		
Separator	Anti-static tre	ated PET	Protec	ts device	and prevents		
			ESD (E	lectro St	atic Discharge)		
Laminated aluminium bag	520×600mm		Keepin	g dry			
Adhesive tape paper			Fixing	of tape	carrier package		
			and se	parator.			
Carton	Carton Cardboard (420×420×50mm) Contains a reel						
Label							
			lot.No	., and qu	antity		
Desiccant Silica gel Keeping dry							
(2) Packing Form	<u>_</u>		-				
i.Tape carrier package	(TCP) is wound on	a reel					
with separator and th			h	*specifi	cation of label		
adhesive tape.			Г				
j.A label indicating pr	oduction name 1	ot No					
and quantity is stuck			1	TYPE			
			1	1116	DRODUCTION NAME		
i.The reel and silica g					PRODUCTION NAME		
aluminium bag. N <sub>2</sub> gas					LOT NO.		
the bag is sealed. The				QUANTITY	QUANTITY		
to the bag. The bag i			L	LOT (DATE)	SHIPPING DATE		
same label(ij) is affi	xed to one side	of the	carton	•			
4. Miscellaneous							
(1) The length of the tape carrier is 34~46 meters maximum per reel, and depend							
on shipping quantity.							
(2) Before unpacking, prepare a work bench equipped with anti-static devices.							
Also, the operater should ware anti-static wrist bands.							
(3) The device, once unpa	icked, should be	stored	in a n	itrogen g	as,room		
temperature atmospher	e and used with	in 1 wee	<b>k</b> .				
_							
ISSUE DATE JU1.19.1994	APROVE CHECK	DESIGN	DESIG	N (NOTE)			
S/C NIMPED	J. Sucution y ston	de.	T. Hidoge	chi			
S/C NUMBER	···	l	Ĺ	_ I			

•

