	SPEC No. E L 0 6 8 1 0 7 I S S U E: Aug. 31. 1994
0 ;	
SPECI	FICATIONS
Product Type <u>80 Out</u>	put LCD Segment Driver
Nodel No. L	H 1 5 1 4 A F
CUSTONERS ACCEPTANCE	
DATE :	
BY:	PRESENTED
	BY: J. Jano
	Dept.General Manager
	REVIEWED BY: PREPARED BY:
	H. Mishika S. Murahashi
	Engineering Dept. 1 Logic Engineering Celler 2.1595. 0 Integrated Circuits
	SHARP CORPORATION

• 2

LH1514AF

•

Contents	
Page 1. Summary •••••• 2	
2. Features •••••• 2	
3. Block Diagram ••••••• 3	
4. Functional Operations of Each Block •••••••••••••••••• 3	
5. Pin Configuration •••••• 5	
6. Pin Descriptions ••••••••••••••••••••••••••••••••••	
7. Description of Functional Operations ••••••••••••••• 7	
8. Precaution ••••••••••••••••••••••••••••••••••••	
9. Absolute Maximum Ratings ••••••••••••••••••••••••••••••••••••	
10. Recommended Operating Conditions •••••••••••••••••••••••••••••••	
11. Electrical Characteristics ••••••••••••••••••••••••••••••••••••	
12. Example of System Configuration ••••••••••••••••••••••••••••••••	
13. Example of Typical Characteristic ••••••••••••••••••••••• 17	
14. Package and Packing Specification •••••••••••••••• 18	

[Note]

This document contains confidential information such as copyright and know-how belonging to Sharp Corporation. The information herein shall therefore be used exclusively for the design of systems utilizing this product and may not be used for any other purpose. This document shall not be reprinted or disclosed to any third party without the prior written consent of Sharp Corporation. This product is designed to be used in electrical products such as office equipment, audio-visual equipment and other consumer products. You are requested to contact Sharp Corporation if you intend to use this product for specific applications such as automobiles, trains or aircraft which have critical control or safety requirements, antidisaster, anticrime systems or any other applications which require extremely high reliability. This product shall not be used in any medical equipment which affects human life.

SHARP

1. Summary

The LH1514AF is a 80 output segment driver LSI suitable for driving black and white dot matrix LC panels. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. The LH1514AF is particularly well suited to driving black and white LC panels used for palmtop personal computers because of its low-voltage operation (Supply voltage for logic system : -5.5 to -2.5 V). When combined with the LH1513A Common Driver, a low power consuming, high-precision LC panel display can be assembled.

2. Features


,	Supply voltage for the logic system	:	-5.5 to -2.5 V
,	Supply voltage for LC drive	:	-28.0 to -10.0 V
			(absolute maximum rating -30.0 V)
,	Number of LC drive outputs	:	80
,	Low output impedance	:	1.5 kû (Typ.)
,	Shift Clock frequency	:	6.5 MHz (Max.)
,	Low power consumption		

Adopts a data bus system

- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select mode, causes the internal clock to be stopped by automatically counting 80 of input data
- Line latch circuit reset function when DISPOFF active
- Supports high capacity LC panel display when combined with the LH1513A Common Driver
- CMOS process (N-type Silicon Substrate)
- Package : 109 pin TCP (Tape Carrier Package)
- Not designed or rated as radiation hardened

SHARP

•



4. Functional Operations of Each Block


Block	Function
Active Control	Controls the selection or deselection of the chip.
	Following a LP signal input, and after the chip select signal is
	input, a select signal is generated internally until 80 bits of
	data have been read in.
	Once data input has been completed, a select signal for cascade
	connection is output, and the chip is deselected.
SP Conversion	Keep input data which are 4 clocks of XCK at 4-bit parallel mode
& Data Control	into latch circuit,or keep input data which are 2 clocks of XCK
	at 8-bit parallel mode into latch circuit,after that they are put
	on the internal data bus 16 bits at a time.
Data Latch	Selects the state of the data latch which reads in the data bus
Control	signals. The shift direction is controlled by the control logic,
	for every 16 bits of data read in, the selection signal shifts
	one bit based on the state of the control circuit.
Data Latch	Latches the data on the data bus. The latched state of each LC
	driver output pin is controlled by the control logic and the data
	latch control, 80 bits of data are read in five sets of 16 bits.
Line Latch	All 80 bits which have been read into the data latch are
	simultaneously latched on the falling edge of the LP signal, and
	output to the level shifter block.

•


Block	Function
Level Shifter	The logic voltage signal is level-shifted to the LC drive voltage
	level, and output to the driver block.
4-Level Driver	Drives the LC driver output pins from the latch data, selecting
	one of 4 levels (V_0 , V_2 , V_3 , V_5) based on the FR and DISPOFF
	signals.
Control Logic	Controls the operation of each block. When a LP signal has been
	input, all blocks are reset and the control logic waits for the
	selection signal output from the active control block.
	Once the selection signal has been output, operation of the data
	latch and data transmission are controlled, 80 bits of data are
	read in, and the chip is deselected.

LH1514AF

•



LH1514AF



SHARP

•

7. Description of Functional Operations

7-1. Pin Functions

Symbol	Function
V _{DD}	Logic system power supply pin connects to -5.5 to -2.5 V
V _{ss}	Ground pin connects to 0 V
V _{OR} ,V _{OL}	Power supply pin for LC driver voltage bias.
V _{2 R} , V _{2 L}	•Normally, the bias voltage used is set by a resistor divider.
V _{3 R} , V _{3 L}	•Ensure that voltages are set such that $V_{ss} \ge V_0 > V_2 > V_3 > V_5$.
V _{5 R} , V _{5 L}	\cdot To further reduce the difference between the output waveforms of LC
	driver output pins Y_1 and Y_{80} , externally connect V_{1R} and V_{1L}
	(i=0, 2, 3, 5).
$DI_0 - DI_7$	Input Pin for display data
	•In 4-bit parallel input mode, input data into the 4 pins DI_0-DI_3 .
	Connect $DI_4 - DI_7$ to V_{ss} or V_{DD} .
	•In 8-bit parallel input mode, input data into the 8 pins DI_0-DI_7 .
XCK	Clock input pin for taking display data
	•Data is read on the falling edge of the clock pulse.
LP	Latch pulse input pin for display data
	•Data is latched on the falling edge of the clock pulse.
SHL	Direction selection pin for reading display data
	•When set to V_{DD} level "L", data is read sequentially from $Y_{8.0}$ to Y_1 .
	•When set to V_{ss} level "H", data is read sequentially from Y_1 to Y_{80} .
DISPOFF	Control input pin for output deselect level
	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	•When set to V_{pp} level "L", the LC drive output pins (Y_1-Y_{80}) are set
	to level V ₀ .
	•While set to "L".the contents of the line latch are reset, but read
	the display data in the data latch regardless of condition of
	DISPOFF. When the DISPOFF function is canceled, the driver outputs
	deselect level $(V_2 \text{ or } V_3)$, then outputs the contents of the date
	latch on the next falling edge of the LP. That time, if DISPOFF
	removal time can not keep regulation what is shown AC
	characteristics(Page 14), can not output the reading data correctly.
FR	AC signal input for LC driving waveform
	•The input signal is level-shifted from logic voltage level to LC
	drive voltage level, and controls LC drive circuit.
	•Normally, inputs a frame inversion signal.
	•The LC driver output pin's output voltage level can be set using
	the line latch output signal and the FR signal.Table of truth values
	is shown in 7-2-1.

Symbol	Function
MD	Mode selection pin
	•When set to V_{DD} level "L", 4-bit parallel input mode is set.
	•When set to V_{ss} level "H", 8-bit parallel input mode is set.
	•The relationship between the display data and driver output pins is
	shown in 7-2-2.
EIO1	Input/Output pin for chip selection
EIO2	•When SHL input is at V_{DD} level "L", EIO1 is set for output, and EIO
	is set for input.
	•When SHL input is at V_{ss} level "H", EIO1 is set for input, and EIO2
	is set for output.
	•During output, set to "H" while LP*XCK is "H" and after 80 bits of
	data have been read set to "L" for one cycle (from falling edge to
	falling edge of the XCK),after which it return to "H".
	•During input, after the LP signal is input, the chip is selected
	while EI is set to "L". After 80-bits of data have been read, the
	chip is deselected.
TEST ₁	Test mode select pin
TEST ₂	•During normal operation. tie to V_{DD} level "L".
Y ₁ -Y ₈₀	LC driver output pins
	•Corresponding directly to each bit of the data latch, one level
	$(V_0, V_2, V_3, \text{ or } V_5)$ is selected and output.

7-2. Functional Operations

7-2-1. Truth Table

FR	Latch Data		Driver Output Voltage Level $(Y_1 - Y_{80})$
L	L	Н	¥ ₂
L	Н	Н	V ₀
Н	L	Н	V ₃
Н	Н	Н	۷ ₅
×	x	L	V ₀

Here, $V_{ss} \ge V_0 > V_2 > V_3 > V_5$, L: V_{DD} (-5.5 to -2.5 V), H: V_{ss} (0 V), x: Don't care

[Note] "Don't care" should be fixed to "H" or "L", avoiding floating. There are two kinds of power supply (logic level voltage,LC drive voltage) for LCD driver, please supply regular voltage which assigned by specification for each power pin.

LH1514AF

•

7-2-2. Relationship between the Display Data and Driver Output pins


(a) 4-Bit Parallel Mode

MD	SHL	EIO ₁	EIO ₂	Data							
				Input	20clock	19clock	18clock	•••	3clock	2clock	lclock
				DIO	Y 1	Υ ₅	Y 9	•••	Y 69	Y ₇₃	Y ₇₇
				DIı	Y ₂	Υ ₆	Y ₁₀	•••	Y ₇₀	Y ₇₄	Y ₇₈
L	L	Output	Input	DI ₂	Y 3	Y 7	Y ₁₁	•••	Y ₇₁	Y ₇₅	Y ₇₉
				DI ₃	Y ₄	Υ ₈	Y ₁₂	•••	Y ₇₂	Y ₇₆	Y ₈₀
				DIO	Y ₈₀	Y ₇₆	Y ₇₂	•••	Y ₁₂	Y 8	Υ ₄
		1		DII	Y ₇₉	Y ₇₅	Y ₇₁	•••	Y ₁₁	Y 7	Y 3
L	н	Input	Output	DI ₂	Y ₇₈	Y ₇₄	Y ₇₀	•••	Y ₁₀	Y ₆	Υ ₂
				DI ₃	Y ₇₇	Y ₇₃	Y 6 9	•••	<u>Ү</u> ,	Y 5	Y 1

(b) 8-Bit Parallel Mode


MD	SHL	EIO ₁	EIO ₂	Data			Figu	re of C	lock		
				Input	20clock	19clock	18clock	•••	3clock	2clock	1clock
				DIo	Y ₁	Y ₉	Y ₁₇	•••	Y 57	Y ₆₅	Y ₇₃
				DI ₁	Y- 2	Y ₁₀	Y ₁₈	•••	Y 5 8	Yee	Y ₇₄
				DI ₂	Y ₃	Y ₁₁	Y ₁₉	•••	Y ₅₉	Y ₆₇	Y ₇₅
				DI ₃	Υ ₄	Y ₁₂	Y ₂₀	•••	Y 6 0	Y 68	Y ₇₆
Н	L	Output	Input	DI ₄	Y 5	Y ₁₃	Y ₂₁	•••	Y ₆₁	Y ₆₉	Y ₇₇
				DI ₅	Y 6	Y ₁₄	Y ₂₂	•••	Y ₆₂	Y ₇₀	Y ₇₈
				DI ₆	Υ ₇	Y ₁₅	Y ₂₃	•••	Y ₆₃	Y ₇₁	Y ₇₉
				DI7	Y 8	Y ₁₆	Y 2 4	•••	Y ₆₄	Y ₇₂	Y 8 0
				DIO	Y 8 0	Y ₇₂	Y ₆₄	•••	Y ₂₄	Y ₁₆	Y 8
			[DI1	Y ₇₉	Y ₇₁	Y ₆₃	•••	Y ₂₃	Y ₁₅	Υ ₇
				DI ₂	Y ₇₈	Y ₇₀	Y ₆₂	•••	Y ₂₂	Y ₁₄	Υ ₆
				DI 3	Y ₇₇	Y 6 9	Y ₆₁	•••	Y ₂₁	Y 1 3	Υ ₅
Н	Н	Input	Output	DI ₄	Y ₇₆	Y ₆₈	Y ₆₀	•••	Y ₂₀	Y ₁₂	Υ ₄
				DI5	Y ₇₅	Y ₆₇	Y ₅₉	•••	Y ₁₉	Y ₁₁	<u>Ү</u> 3
				DI6	Y ₇₄	Y ₆₆	Y 58	•••	Y ₁₈	Y ₁₀	Y 2
				DI7	Y ₇₃	Y ₆₅	Y ₅₇	•••	Y ₁₇	Y 9	Y 1

LH1514AF



LH1514AF

• ,



8. Precaution


OPrecaution when connecting or disconnecting the power This LSI has a high-voltage LCD driver, so it may be permanently damaged by

a high current which may flow if a voltage is supplied to the LC drive power supply while the logic system power supply is floating. The detail is as follows.

- •When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- •We recommend you connecting the serial resistor (50 to 100 Ω) to the LC drive power V₅ of the system as a current limitter resistor. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connecting the LC drive power supply after resetting logic condition of this LSI inside on DISPOFF function. After that, cancel the DISPOFF function after the LC drive power supply has become stable. Furthermore, when disconnecting the power, set the LC driver output pins to level V_0 on DISPOFF function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.



SHARP

9. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable pins	Ratings	Unit
Supply voltage (1)	V _{DD}	Ta=25 ℃	V _{DD}	-7.0 to $+0.3$	V
Supply voltage (2)	V ₀	Referenced	V _{0L} ,V _{0R}	$V_5 - 0.3$ to +0.3	V
	٧ ₂	to $V_{ss}(0 V)$	V _{2L} ,V _{2R}	$V_5 - 0.3$ to +0.3	V
	V ₃		V _{3L} ,V _{3R}	$V_5 - 0.3$ to $+ 0.3$	V
	۷5		V _{5L} ,V _{5R}	-30.0 to +0.3	V
Input voltage	V I		DI ₀₋₇ , XCK, LP, SHL, FR	$V_{DD} = -0.3$ to $+0.3$	V
			MD, EIO1, EIO2, DISPOFF		
Storage temperature	Tstg			-45 to +125	r

10. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
Supply voltage (1)	V _{DD}	Referenced	V _{DD}	-5.5		-2.5	V
Supply voltage (2)	V ₅	to $V_{ss}(0 V)$	V _{5L} ,V _{5R}	-28.0		-10.0	V
Operating temperature	Торг			-20		+85	ĩ

11. Electrical Characteristics

11-1. DC Characteristics

$(V_{ss}=V_0=0 V, V_{DD}=-5.5 to -2.5 V, V_5=-28.0 to -10.0 V, Ta=-20 to +85 C)$						
Symbol	Conditions	Applicable pins	Min.	Typ.	Max.	Unit
V _{IH}		DI ₀₋₇ , XCK, LP, SHL, FR	$0.2V_{DD}$			V
VIL		MD,EIO1,EIO2,DISPOFF			0.8V _{DD}	V
V _{он}	I _{он} =-0.4 mA	EIO_1 , EIO_2	-0.4			Y
Vol	$I_{OL} = +0.4 \text{ mA}$				$V_{DD} + 0.4$	V
ILI	V _{ss} ≧V _i ≧V _{dd}	DI ₀₋₇ , XCK, LP, SHL, FR			±10.0	μA
		MD, DISPOFF				
IL1/0	V _{SS} ≧V _I ≧V _{DD}	EIO_1 , EIO_2			±10.0	μA
Ron	*1	Y ₁ - Y ₈₀		1.5	3.0	kΩ
Istb	*2	V _{ss}			50.0	μA
I _{DD1}	$V_{DD} = -3 V, *3$	V _{DD}			0.6	mΑ
	$V_{DD} = -5 V, *3$				1.0	mA
IDD2	$V_{DD} = -3 V, *3$	V _{DD}			3.0	πA
	$V_{DD} = -5 V, *3$				5.0	mΑ
					1.0	mA
	$V_{DD} = -5 V, *4$				1.0	mA
	Symbol VIH VIL VOH VOL ILI ILI/O RON ISTB IDD1 IDD2 I5	Symbol Conditions V_{1H} V_{IL} V_{0H} $I_{0H} = -0.4$ mA V_{0L} $I_{0L} = +0.4$ mA I_{L1} $V_{SS} \ge V_1 \ge V_{DD}$ I_{L1} $V_{SS} \ge V_1 \ge V_{DD}$ $I_{L1} > 0$ $V_{SS} \ge V_1 \ge V_{DD}$ I_{DD1} $V_{DD} = -3$ $V. \times 3$ I_{DD2} $V_{DD} = -3$ $V. \times 3$ $V_{DD} = -5$ $V. \times 3$ $V_{DD} = -5$ $V. \times 3$ I_{DD2} $V_{DD} = -3$ $V. \times 3$ $V_{DD} = -5$ $V. \times 3$ I_{5} $V_{DD} = -3$ $V. \times 4$	SymbolConditionsApplicable pins V_{1H} DI_{0-7} , XCK, LP, SHL, FR V_{1L} MD, EIO1, EIO2, DISPOFF V_{0H} I_{0H} =-0.4 mA I_{L1} $V_{SS} \ge V_1 \ge V_{DD}$ DI_{0-7} , XCK, LP, SHL, FRMD, DISPOFF $I_{L1} \lor V_{SS} \ge V_1 \ge V_{DD}$ $DI_{0, -7}$, XCK, LP, SHL, FRMD, DISPOFF $I_{L1 \checkmark 0} \lor V_{SS} \ge V_1 \ge V_{DD}$ EIO_1 , EIO_2 RoN*1 Y_1 - Y_80	Symbol Conditions Applicable pins Min. V_{1H} DI_{0-7} , XCK, LP, SHL, FR $0.2V_{DD}$ V_{1L} MD, EIO_1, EIO_2, DISPOFF V_{0H} $I_{0H}=-0.4$ mA -0.4 V_{0L} $I_{0L}=+0.4$ mA -0.4 I_{L1} $V_{SS} \ge V_1 \ge V_{DD}$ DI_{0-7} , XCK, LP, SHL, FR $MD, DISPOFF$ $MD, DISPOFF$ I_{L1} $V_{SS} \ge V_1 \ge V_{DD}$ EIO_1, EIO_2 R_{0N} $*1Y_1 - Y_{80}$ I_{STB} $*2V_{SS}$ I_{DD1} $V_{DD}=-3$ $V, *3V_{DD}$ $V_{DD}=-5$ $V, *3$ U_{DD} I_{DD2} $V_{DD}=-3$ $V, *3V_{DD}$ $V_{DD}=-5$ $V, *3$ I_{DD} I_{DD2} $V_{DD}=-3$ $V, *4V_{SL}, V_{SR}$	Symbol Conditions Applicable pins Min. Typ. V_{1H} DI_{0-7} , XCK, LP, SHL, FR $0.2V_{DD}$ V_{1L} MD, EIO1, EIO2, DISPOFF V_{0H} I_{0H} =-0.4 mA -0.4 V_{0L} I_{0L} =+0.4 mA -0.4 I_{L1} $V_{SS} \ge V_1 \ge V_{DD}$ DI_{0-7} , XCK, LP, SHL, FR $MD, DISPOFF$ $MD, DISPOFF$ 1.5 $I_{L1} \lor V_{SS} \ge V_1 \ge V_{DD}$ EIO_1, EIO_2 1.5 R_{0N} $*1Y_1 - Y_{8.0}$ 1.5 I_{STB} $*2V_{SS}$ 1.5 I_{DD1} V_{DD} =-3 $V, *3$ V_{DD} V_{DD} V_{DD} =-5 $V, *3$ I_{DD2} V_{DD} =-3 $V, *4$ V_{SL}, V_{SR}	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

[Note]

*1: $|\Delta V_{0N}| = 0.5 V$

*2 : $V_{D D} = -5.0 V$, $V_5 = -28.0 V$, $V_{1 H} = V_{S S}$, $V_{1 L} = V_{D D}$, $TEST_1 = TEST_2 = V_{D D}$

*3: $V_5 = -28.0$ V, $f_{xc\kappa} = 6.15$ MHz, No-load

The input data is turned over by data taking clock(4-bit parallel input mode)*4 : $V_5 = -28.0$ V, $f_{xc\kappa} = 6.15$ MHz, $f_{LP} = 19.2$ kHz, $f_{FR} = 80$ Hz, No-load

The input data is turned over by data taking clock(4-bit parallel input mode)

1


3

LH1514AF

		Conditions		Ta=-20 Typ.		
Shift clock period	twcĸ	t,,t,≦11 ns	152			ns
Shift clock "H" pulse width	twcкн		65			ns
Shift clock "L" pulse width	twcĸı		65			ns
Data setup time	t _{Ds}		50			ns
Data hold time	t _{DH}		40			ns
Latch pulse "H" pulse width	twiph		65			ns
Shift clock rise to Latch pulse rise time	tip		0			ns
Shift clock fall to Latch pulse fall time	tsi		65			ns
Latch pulse rise to Shift clock rise time	tis		65			ns
Latch pulse fall to Shift clock fall time	t _{LH}		· 65			ns
Enable setup time			45			ns
DISPOFF "L" pulse width			1.2			μs
DISPOFF removal time	trem		100			ns
Input signal rise time	tr	Note			50	ns
Input signal fall time	ti				50	
Output delay time (1) XCK to EIO_1, EIO_2	to	$C_L = 15 \text{ pF}$			95	ns
Output delay time (2) FR to $Y_1 - Y_{80}$					1.2	1
Output delay time (3) LP to $Y_1 - Y_{80}$					1.2	μ
Output delay time (4) DISPOFF to $Y_1 - Y_{80}$	tpd3				1.2	μs


11-3. Timing Diagrams


Input Timing Characteristics



LH1514AF

•





4

4

.

.

SHARP

۰

٠

LH1514AF

•

13. Example of Typical Characteristic

Parameter		Conditi	ons	Mim.	Typ.	Max.	Uni
Typical Fundamental Rating	Ta=+25 ℃,	$V_{ss} = 0$ V,	$V_{DD} = -5.0$ V		50		ns
Propagation Delay Time							
				•			

•

LH1514AF

14. PACKAGE AND PACKING SPECIFICATION

- 1. Package Outline Specification
 - Refer to drawing No. SPN2171-00
- 2. Markings
 - The meanings of the device code printed on each tape carrier package are as follows.
 - (1) Date code (example) : $4 \ 3 \ 7 \ 0$
 - a) b) c)
 - a) denotes the last figure of Anno Domini (of production)
 - b) denotes the week (of production)
 - c) denotes the number of times of alteration

3. Packing Specifications

(1) Packing Materials

Item	Material	Purpose		
Reel	Anti-static treated plastic (405mm dia.)	Packing of tape carrier package.		
Separator	Anti-static treated PET (188/u mt)	Protects device and prevents ESD (Electro Static Discharge)		
Laminated aluminium bag	$(520 \times 600 \text{mm})$	Keeping dry.		
Adhesive tape paper		Fixing of tape carrier package and sparator.		
Carton	Cardboard(420x420x50mm)			
Label	Paper	Indicates production name, lot.No., and quantity.		
Desiccant	Silica gel	Drying of device		

(2) Packing Form

- a) Tape carrier package(TCP) is wound on a reel with separators 1 and 2 and the ends of them are fixed with adhesive tape.
- b) A label indicating production name, lot no. and quantity is stuck on one side of the reel.
- c) The reel and silica gel is put in a laminated aluminium bag. Nitrogen gas is enclosed in the bag and the bag is sealed. The same label(b) is affixed to the bag. The bag is put in a carton and the same label(b) is affixed to one side of the carton.

ТҮРЕ	PRODUCTION NAME LOT NO.
QUANTITY	QUANTITY
LOT(DATE)	SHIPPING DATE

* Specification of label

4. Miscellaneous

- (1) The length of the tape carrier is 34 > 46 meters maximum per reel, and depends on shipping quantity.
- (2) Before unpacking, prepare a work bench equipped with anti-static devices. Also, the operater shoud ware anti-static wrist bands.
- (3) The device, once unpacked, should be stored in a nitrogen gas, room temperature atomosphere and used within 1 week.

ISSUE DATE	AUG.24.1994	APROVE	CHECK	DESIGN	(NOTE)
ISSUE NUMBER					
S/C NUMBER		A Suzula	(y. Hondu	J. Kidoguchi	

