# High-Voltage Durable 240-Channel Common Driver for Dot-Matrix STN LCD

# **HITACHI**

ADE-207-291(Z) Rev. 2 Aug. 03, 1999

## **Description**

The HD 66137T is a 240-channel common driver which drives a dot matrix STN LCD panel. By changing the mode, this can be applied to 240- and 200- and 160- channel output. Through the use of a 43-V high-voltage CMOS process technology, a high-voltage drive of +21.5 V and -21.5 V, centering on VM is possible. -21.5V generated from +21.5 V with built-in switching circuit and external capacity. Low logic-drive voltage (3 V) is used. This device is used together with the segment driver HD66130, HD66134ST or HD66136.

#### **Features**

• Display duty: Up to 1/240

• LCD drive voltage: 43 V max

• Built-in switching circuit (to generate –21.5 V)

• Number of LCD drive circuit: 240

• Operating voltage: 2.5 to 5.5 V

• Intermediate voltage I/F

• Built-in alternating signal generation circuit Pin programmable


• Output mode change: 240-output mode

200-output mode 160-output mode


• Built-in display-off function

Flex TCP

## **Pin Arrangement**



## **Block Diagram**



### **Internal Block Diagram**

#### 1. LCD drive Circuit

This circuit selects and outputs the three level signals for the LCD drive. By a combination of the data in the shift register and M, either VH, VL, or VM is selected and transmitted to the output circuit.

#### 2. Level shifter


This boosts a 5-V signal to a high-voltage signal for LCD drive.

#### 3. Shift register

This is a 240-bit bidirectional shift register circuit. The first line marker signal output from the DIO1 pin and DIO2 pin is sequentially shifted by shift clock CL. The shift direction is determined by the SHL pin.

#### 4. Alternating signal generating circuit

This circuit generates an alternating signal (M signal) for LCD display. To suppress cross-talk, the signal is alternated in a unit from several lines to several tens of lines. By connecting MWS0 to MWS4 pins to  $V_{\rm CC}$  or GND, the desired number of signals can be alternated. When alternating signals are externally input, all pins (MWS0 to MWS4) are connected to GND.



## **Pin Function**

Classification	Symbol	Pin No.	Connected to	I/O	Functions
Power supply	VLCDL, R VEEL, R V <sub>cc</sub> , GND	273, 241 269, 245 257 250		_	VLCDL, R-VEEL, R : Power supply for LCD drive VLCDL, R : Power supply for switch circuit V <sub>cc</sub> -GND : Power supply for logic circuit
	VHL, R VLL, R VML, R	272, 242 270, 244 271, 243	supply	Input	Power supply for LCD drive level  VHL, R: Selected level (Set to the same voltage as VLCDL, R.)  VLL, R: Selected level (Set to the same voltage as VEEL, R.)  VML, R: Non-selected level and Power supply for switch circuit
	VEO	268	VEEL, R	output	When use built -in switching circuit and generate VEE, VEO pin connect to VEEL, R pins. VM voltage is point of reference and reversed and output the voltage input to the voltage between VLCD and VM. If built-in switching circuit is not used, don't connect any lines to this pin.
	C1, C2	267, 266	Capacitance	_	External capacitance should be connected here when using the switch circuit for generate VEE.  If built-in switching circuit is not used, don't connect any lines to this pin.
Control signal	CL	249	MPU	Input	Shift clock input. Data is shifted at the falling edge of shift clock CL of the shift register.
	M	264	Extension driver or MPU	I/O	Inputs or outputs the alternating current for LCD drive output.
	MWS0 MWS1 MWS2 MWS3 MWS4	258 259 260 261 262	_	Input	This pin specifies the cycle of the alternating signal (M signal) in the unit of the number of lines. The number of lines, which is an integer from 2 to 31, is specified as follows. Usually, specify the number of lines within a range from 10 to 31. When the HD66131T is driven by an external alternating signal, specify the number of lines as zero.    Number of lines as zero.   Number of lines www.signal   M-pin status

## **Pin Functions (cont)**

Classification	Symbol	Pin No.	Connected to	I/O	Function				
Control signal	MODE0 MODE1	256 256	_	Input	Switch terminals for the number of LCD drive output pins.				
					MODE0         MODE1         Shift direction           "H"         "H"         240 - output (X1, X2, X3X238, X239, X240)           "H"         "L"         200 - output (X21, X22, X23X218, X219, X220)           "L"         "H"         160 - output (X41, X42, X43X198, X199, X200)           "L"         "Prohibited				
	DIO1 DIO2	246 265	Extension driver or MPU	I/O	Serial data input output pin  SHL DIO1 DIO2  "H" level serial output pin serial input pin "L" level seiral input pin seiral output pin				
	CCL	248	MPU	Input	Built-in switching circuit clock input. When use built-in switching circuit and generate $V_{\text{EE}}$ , this pin connect CL pin. If built-in switching circuit is not used, CCL must be fixed to GND Built-in swiching circuit on-off control. When use built-in switching circuit, this pin must be fixed to $V_{\text{CC}}$ . If built-in switching circuit is not used, this pin must be fixed to GND				
	AMP	252	_	Input					
	RESET	263	MPU or V <sub>cc</sub>	Input	Setting this pin to GND sets initializes the alternating signal (M signal) circuit. A $\rm V_{\rm CC}$ level RESET is normally used.				
	DISPOFF	253	MPU	Input	Setting this pin to GND sets LCD drive output X1 to X240 to the VM level.				
	M/S	247	_	Input	Controls the display-off function, and display-off signal output from DOC pin.				
					M/S         DISPOFF pin state and functions           "H" level         When DISPOFF is Low level, X1-240 set VM level           "L" level         Until serial data input 16 times X1-X240 set VM level				
	DOC	254	_	Output	M/S DOC  "H" level When DISPOFF is Low level, output low level When DISPOFF is High level, output High level "L" level Until serial data input 16 times output low level from DOC pin DISPOFF DIO1,2 DOC DOC  "L" level Until serial data input 16 times output low level from DOC pin DISPOFF DIO1,2 DOC				
					When using M/S is low level, DOC pin should be connect to SEG LSI Dispoff control pin.				

## **Pin Functions (cont)**

Classification	Symbol	Pin No.	Connected to	I/O	Function				
Control signal	SHL	251	_	Input	This	oin swit	ches s	hift directions.	
					SHL MODE0 MODE1 Shift direction				
					"H" Right shift				
					level	"H"	"H"	DIO2→SR1······SR240→DIO1	
						"H"	"L"	DIO2→SR21······SR220→DIO1	
						"L"	"H"	DIO2→SR41SR200→DIO1	
					"L"			Left shift	
					level	_"H"	"H"	DIO1→SR240······SR1→DIO2	
						"H"	"L"	DIO1→SR220······SR21→DIO2	
						"L"	"H"	DIO1→SR200·······SR41→DIO2	
					X2•••• Note: 200-c	X240. The 40 output o	0 or 80 or 160- d level	pins invalidated at the output mode output the synchronized every time;	
LCD drive output	X1 to X240	1 to 240	LCD	Output	By a M sig VH, V the or	nal, wh /L, or V utput ci	ation on the second of the sec	of the display data and the SPOFF is set to V <sub>CC</sub> , either elected and transmitted to	

Note: Configuring the LCD panel using the HD66137 when using the select SEGMENT driver.

### The Select SEGMENT driver

SEGMENT driver	Select
HD66130 (320 OUT)	0
HD66132 (240 OUT)	×
HD66134S (240 OUT)	0
HD66136 (400 OUT)	0

### **Application Example**

Application Example (1)


Figure 1 shows an application example 640 × 3 (collar) × 240 dot Half VGA Size STN color panel.

This panel configured HD66137  $\times$  1 piece and HD66136  $\times$  5 pieces.

HD66137 generates M signal and DOC signal. M signal pin is connected M signal pin of HD66136 and DOC signal pin is connected DISP signal pin of HD66136.

HD66137 is able to generates - voltage by external capacitor.

VEO pin is connected VEE pin and VL pin.



#### Notes

- When designing the board, connect a capacitor near the IC to stabilize power supply. Use two capacitors of about 0.1μF for each IC (between Vcc and GND, V0 and GND, VLCD and GND, and VEE and GND).
- 2. In addition, for the power supply circuit, connect a capacitor of several μF or several tens of μF between the liquid-crystal power supply and GND. For set evaluation, confirm that there is no inversion of liquid-crystal drive power supply and level power supply in the period between when the liquid-crystal drive power supply is turned on and when it is turned off.
- 3. When using external capacitor to generate VEE, you must connect a capaciter of several  $\mu F$  or several tens of  $\mu F$  between the VEE and GND.

Figure 1 Application Example (1)

#### Application Example (2)


Figure 2 shows an application example 320 × 3 (collar) × 240 dot Quarter VGA Size STN color panel.

This panel configured HD66137  $\times$  1 piece and HD66130  $\times$  3 pieces.

HD66137 generates M signal and DOC signal. M signal pin is connected M signal pin of HD66130 and DOC signal pin is connected DISP signal pin of HD66136.

HD66137 is able to generates - voltage by external capacitor.

VEO pin is connected VEE pin and VL pin.




#### Notes:

- 1. When designing the board, connect a capacitor near the IC to stabilize power supply. Use two capacitors of about  $0.1\mu F$  for each IC (between Vcc and GND, V0 and GND, VLCD and GND, and VEE and GND).
- 2. In addition, for the power supply circuit, connect a capacitor of several  $\mu F$  or several tens of  $\mu F$  between the liquid-crystal power supply and GND. For set evaluation, confirm that there is no inversion of liquid-crystal drive power supply and level power supply in the period between when the liquid-crystal drive power supply is turned on and when it is turned off.
- 3. When useing external capacitor to generate VEE, you must connect a capacitor of several  $\mu F$  or several tens of  $\mu F$  between the VEE and GND.

Figure 2 Application Example (2)

## **Power Supply Circuit Example**

Figure 3 shows a power supply circuit example.



**Figure 3 Power Supply Circuit Example** 

## **Absolute Maximum Rating**

Item		Symbol	Ratings	Unit	Notes
Power supply	Logic circuit	V <sub>cc</sub>	-0.3 to +7.0	V	1, 8
voltage	LCD drive circuit	V <sub>LCD</sub>	-0.3 to +25.0	V	1, 3, 8
		$V_{EE}$	-20.0 to +0.3	V	1, 4, 8
Input voltage (1)		VT1	$-0.3$ to $V_{\rm CC}$ + $0.3$	V	1, 2
Input voltage (2)		VH	-0.3 to V <sub>LCD</sub>	V	1, 5, 8
Input voltage (3)		VL	+0.3 to $V_{\rm EE}$	V	1, 6, 8
Input voltage	(4)	VM	-0.3 to + 5.0	V	1, 7, 8
Operating tem	perature	Topr	-30 to +75	°C	
Storage temp	erature	Tstg	-55 to +110	°C	

Notes: 1. Voltage from GND.


- 2. Applicable to DIO1, DISPOFF, SHL, M, NWS0, NWS1, NWS2, NWS3, NWS4, RESET, MODE0, MODE1, CL, M/S, AMP, CCL, DIO2.
- 3. Applicable to  $V_{\text{\tiny LCDL}}$ , R pins.
- 4. Applicable to V<sub>EEL</sub>, R pins.
- 5. Applicable to  $V_{HL}$ , R pins.
- 6. Applicable to  $V_{LL}$ , R pins.
- 7. Applicable to  $V_{\text{ML}}$ , R pins.

(Caution)

Operating the LSI in excess of the absolute maximum rating will result in permanent damage. Use the LSI observing electrical characteristic conditions in normal operation. Exceeding the conditions will cause malfunctions or will affect LSI reliability.

8. Observe the sequence of activation and inactivation for the following power supplies and signals. And this sequence apply to use built - in switching circuit.

If the sequence is not observed, it may cause LSI malfunction, permanent damage, or adverse effects.



#### 8.1 Power on

- (1) Turn on the power supply in the order of GND- V<sub>CC</sub>, GND-VLCD (VH), and VM. VM-VEE is generated automatically. In this case, input GND to the DISPOFF pin.
- (2) The LCD level forcibely outputs the VM level by the DISPOFF function.
- (3) The DISPOFF function has a priority even if input signal distortion occurs immediately after V<sub>cc</sub> input.
- (4) Then input the predetermined signals to initialize the driver registers. In this case, assure a period for more than one frame.
- (5) Preparation for normal display is thus completed. Cancel the DISPOFF function by setting the  $\overline{\text{DISPOFF}}$  pin to  $V_{\text{CC}}$ . At this point, the levels of VEE (VL), VLCD (VH) and VM must have reached the predetermined respective voltage.

#### 8.2 Shut down

As a rule, shut down in order opposite to that used for power on.


- (1) Set the DISPOFF pin to GND.
- (2) At first shut off the LCD power supply GND-VLCD (VH), at same time GND-VEE (VL) get to VM. Next shut off the VM.
- (3) Set  $V_{cc}$  and the input signal to GND. At this point, VEE (VL), VLCD (VH) and VM pin input must completely drop to 0 V. Since the DISPOFF function is inactivated when the  $V_{cc}$  level drops to GND, the LCD output may output a level other than VM. Therefore, an incorrect display may appear at shut down or power on.

#### **Electrical Characteristics**

DC Characteristics ( $V_{CC} = 2.5$  to 5.5 V, GND = 0 V,  $V_{LCD}$ - $V_{EE} = 15$  to 43 V, Ta = -30 to +75 °C)

Item	Symbol	Applicable Pins	Min.	Тур.	Max.	Unit	Measurement Conditions	Notes
Input high-level voltage	V <sub>IH</sub>	DIO1, $\overline{\text{DISPOFF}}$ , SHL, M, $\overline{\text{M}}/\text{S}$ , MWS0~4, $\overline{\text{RESET}}$ ,	0.7× V <sub>CC</sub>	_	V <sub>CC</sub>	V		
Input low-level voltage	V <sub>IL</sub>	CL, MODE0, MODE1, DOC, AMP, CCL, DIO2	0	_	0.3× V <sub>CC</sub>	V		
Output high- level voltage	$V_{OH}$	M, <del>DOC</del> , DIO1, DIO2	V <sub>CC</sub> - 0.4	_	_	V	$I_{OH} = -0.4 \text{ mA}$	
Output low- level voltage	V <sub>OL</sub>	M, <del>DOC</del> , DIO1, DIO2	_	_	0.4	V	I <sub>OL</sub> = 0.4 mA	
ON resistance between Vi–Yj	RON	X1 to X240, V pin	_	0.7	2.0	kΩ	I <sub>ON</sub> = 150 μA	1
Input leak current (1)	I <sub>IL</sub> 1	DIO1, DISPOFF, SHL, M, M/S, MWS0~4, RESET, CL, MODE0, MODE1, DOC, AMP, CCL, DIO2	<b>-</b> 5	_	5	μΑ	$V_{IN} = V_{CC}$ to GND	
Input leak current (2)	I <sub>IL</sub> 2	VH, VL, VM, C1, C2	-25	_	25	μΑ		
Current consumption (1)	I <sub>cc</sub> 1	V <sub>cc</sub>	_	10	40	μА	$\begin{split} &V_{\text{CC}} = 3.3 \text{ V}, \\ &V_{\text{LCD}} - V_{\text{EE}} = 40 \text{ V}, \\ &f_{\text{CL}} = 19.2 \text{ kHz}, \\ &f_{\text{M}} = 1.5 \text{ kHz} \end{split}$	2
Current consumption (2)	I <sub>cc</sub> 2	V <sub>cc</sub>	_	20	50	μА	$\begin{split} &V_{\text{CC}} = 5.0 \text{ V}, \\ &V_{\text{LCD}} - V_{\text{EE}} = 40 \text{ V}, \\ &f_{\text{CL}} = 19.2 \text{ kHz}, \\ &f_{\text{M}} = 1.5 \text{ kHz} \end{split}$	
Current consumption (3)	I <sub>LCD</sub>	V <sub>LCD</sub>	_	25	50	μΑ	$\begin{split} &V_{\text{CC}} = 3.3 \text{ V}, \\ &V_{\text{LCD}} - V_{\text{EE}} = 40 \text{ V}, \\ &f_{\text{CL}} = 19.2 \text{ kHz}, \\ &f_{\text{M}} = 1.5 \text{ kHz} \end{split}$	

- Notes: 1. This is a resistance value between the X and V pins (either of VH, VL, or VM) when a load current is applied to one of x1 to x240 pins. These values are regulated under the conditions of VLCD = VH = 21.75 V, VEE = VL = −18.5 V, VM = 1.75 V, GND = 0 V, Use VH, VL, and VM in the range of VLCD − VM≥VH − VM = 21.5 to 7.5 V, VEE − VM≤VL − VM = −21.5 to −7.5 V, with the relation of VH > VM > VL.
  - 2. The current applied between the input and output is excluded. When an input to a CMOS gate is at an intermediate level, through current flows between the power supplies, and the power supply current increases. Therefore, use  $V_{IH} = V_{CC}$  and  $V_{IL} = GND$ .
  - 3. The voltage relationship of each signal is as follows:



## AC Characteristics (1) ( $V_{CC}$ = 2.5 to 5.5 V, GND = 0 V, $V_{LCD}$ – $V_{EE}$ = 15 to 43 V, Ta = -30 to +75 °C)

Item	Symbol	Pin Name	min.	max.	Dimensions	Note
Clock cycle time	t <sub>cyc</sub>	CL	400	_	ns	
CL high-level width	$t_{\scriptscriptstyle \text{CWH}}$	CL	25	_	ns	
CL low-level width	$t_{\scriptscriptstyle CWL}$	CL	370		ns	_
CL rising time	t <sub>r</sub>	CL	_	30	ns	_
CL falling time	t <sub>f</sub>	CL	_	30	ns	
Data set-up time	t <sub>DS</sub>	DIO1, DIO2, CL	100	_	ns	
Data hold time	t <sub>DH</sub>	DIO1, DIO2, CL	10	_	ns	
Data output delay time	t <sub>DD</sub>	DIO1, DIO2, CL	_	200	ns	1
M output delay time	t <sub>MD</sub>	M, CL	_	200	ns	1
M set-up time	t <sub>MS</sub>	M, CL	20	_	ns	_
M Hold time	t <sub>MH</sub>	M, CL	20	_	ns	
DOC delay time 1	t <sub>DOC1</sub>	DISPOFF, DOC	_	300	ns	2
DOC delay time 2	t <sub>DOC2</sub>	DIO1, DIO2, DOC	_	300	ns	2


AC Characteristics (2) ( $V_{CC}$  = 2.5 to 4.5 V, GND = 0 V,  $V_{LCD}$ – $V_{EE}$  = 43 V, Ta = -30 to +75 °C)

Item	Symbol	Pin Name	min.	max.	Dimensions	Note	_
Output delay time1	t <sub>pd1</sub>	X(n), M	_	1.2	μs	2	_

AC Characteristics (3) ( $V_{CC} = 4.5$  to 5.5 V, GND = 0 V,  $V_{LCD} - V_{EE} = 43$  V, Ta = -30 to +75 °C)


Item	Symbol	Pin Name	min.	max.	Dimensions	Note	
Output delay time1	t <sub>pd1</sub>	X(n), M	_	0.7	μs	2	

\*1, \*2. The following timing is regulated with the circuit at the right connected.




HITACHI

15




## **Terminal Configuration**


### Terminal Configuration (1)



Input Terminal 1 Applicable terminals: CL, CCL, SHL, MODE0,1, AMP DISPOFF, RESET, MWS0~4, M/S




Input Terminal 3 



Input Terminal 2

Applicable terminals :  $V_{MR, L}$  \*  $V_{MR}$  terminal connect with  $V_{ML}$  terminal in LSI.




Input Terminal 4



**Output Terminal 1** 

Applicable terminals : DOC

## Terminal Configuration (2)



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI

Hitachi. Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : http:semiconductor.hitachi.com/ Europe : http://www.hitachi-eu.com/hel/ecg

Asia (Singapore)
Asia (Taiwan)
Asia (HongKong)

- http://www.hias.hitachi.com.tw/E/Product/SICD\_Frame.htm
- http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan : http://www.hitachi.co.jp/Sicd/indx.htm

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (1

Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180 Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: -8852-(2) 735-9218

Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.